The basic component used for the VHDL applications are:
Here the clock rate is not really important, so we t have to use any clock divider.
All the VHDL components created are merged in one main file which is represented by this schematic:
Spark generator: symbolic representation
Even if there are fewer components than with the Spark Generator, there are more inputs and outputs.
There are 9 inputs and 7 outputs.